OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [cache/] - Rev 1308

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8323d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/cache/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8400d 00h /or1k/tags/stable_0_2_0_rc3/or1ksim/cache/
110 bug fix. markom 8478d 02h /or1k/tags/stable_0_2_0_rc3/or1ksim/cache/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8482d 09h /or1k/tags/stable_0_2_0_rc3/or1ksim/cache/
84 Update. lampret 8529d 01h /or1k/tags/stable_0_2_0_rc3/or1ksim/cache/
79 Data and instruction cache simulation added. lampret 8558d 17h /or1k/tags/stable_0_2_0_rc3/or1ksim/cache/
76 regular update lampret 8682d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/cache/
54 Regular maintenance. lampret 8752d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/cache/
26 Clean up. lampret 8859d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/cache/
18 or16 added, or1k renamed to or32. lampret 8862d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/cache/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.