OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [cpu/] - Rev 1646

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1542 Print stackdump to stderr instead of stdout nogj 6934d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.
nogj 6934d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1539 Speed up the dmmu nogj 6935d 02h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1538 Speed up the immu nogj 6935d 02h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 6935d 02h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1532 Add pretty spr dumping code nogj 6938d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1531 Remove non-trigerable out-of-range checks nogj 6938d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.
nogj 6939d 15h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 6939d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
1526 Fix a very outdated comment nogj 6939d 21h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.