OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [cpu/] - Rev 251

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
153 Writes to SPR_PC are now enabled chris 8416d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
152 Breakpoint exceptions from single step are not printed now. chris 8416d 16h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
144 Modifications necessary for functional gdb interface chris 8418d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
142 Modifications for a functional gdb environment chris 8418d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
141 Added l_trap() chris 8418d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
139 Modifications for functional gdb chris 8418d 11h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8421d 14h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
137 Added TRAP exception chris 8422d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
134 *** empty log message *** markom 8424d 12h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode
markom 8424d 13h /or1k/tags/stable_0_2_0_rc3/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.