OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [peripheral/] - Rev 647

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
445 Reading GPIO input reg now also returns values on output bits erez 8247d 10h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/
444 Added GPIO simulation erez 8247d 19h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/
439 Added "fake" JTAG proxy log to vapi log file erez 8248d 03h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8249d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8250d 02h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/
418 Renamed ethernet's RX_BD_NUM to TX_BD_NUM (following change in original files) erez 8250d 20h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/
411 acv uart testsuite now works (without modem test) markom 8253d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8254d 07h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/
408 Fixed errant rx_bd_num erez 8255d 04h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8255d 06h /or1k/tags/stable_0_2_0_rc3/or1ksim/peripheral/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.