OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [testbench/] - Rev 705

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8222d 17h /or1k/tags/tn_m001/or1ksim/testbench/
608 Range exception removed from test. simons 8223d 13h /or1k/tags/tn_m001/or1ksim/testbench/
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8224d 14h /or1k/tags/tn_m001/or1ksim/testbench/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8226d 02h /or1k/tags/tn_m001/or1ksim/testbench/
576 some risc test added markom 8230d 11h /or1k/tags/tn_m001/or1ksim/testbench/
575 Not needed to be compiled with -O2 optimization any more. simons 8230d 13h /or1k/tags/tn_m001/or1ksim/testbench/
574 fixed some tests to work markom 8230d 15h /or1k/tags/tn_m001/or1ksim/testbench/
568 include command added to cfg script markom 8231d 16h /or1k/tags/tn_m001/or1ksim/testbench/
552 Added option to read configuration from MC.
Fixed bugs in address calculation.
ivang 8236d 09h /or1k/tags/tn_m001/or1ksim/testbench/
551 fsim runs 4 times faster than sim markom 8236d 10h /or1k/tags/tn_m001/or1ksim/testbench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.