OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [tn_m001/] [or1ksim/] [testbench/] - Rev 861

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
645 simple frame buffer peripheral with test added markom 8198d 01h /or1k/tags/tn_m001/or1ksim/testbench/
639 MMU cache inhibit bit test added. simons 8201d 12h /or1k/tags/tn_m001/or1ksim/testbench/
631 Real cache access is simulated now. simons 8204d 11h /or1k/tags/tn_m001/or1ksim/testbench/
622 Cache test works on hardware. simons 8205d 22h /or1k/tags/tn_m001/or1ksim/testbench/
621 Cache test works on hardware. simons 8205d 23h /or1k/tags/tn_m001/or1ksim/testbench/
619 all test pass, after newest changes markom 8205d 23h /or1k/tags/tn_m001/or1ksim/testbench/
616 flags test added markom 8208d 18h /or1k/tags/tn_m001/or1ksim/testbench/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8208d 18h /or1k/tags/tn_m001/or1ksim/testbench/
612 Tick timer period extended to meet real timing. simons 8210d 00h /or1k/tags/tn_m001/or1ksim/testbench/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8211d 01h /or1k/tags/tn_m001/or1ksim/testbench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.