OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] - Rev 174

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
129 Added code to inject insn from Debug Unit DIR chris 8426d 16h /or1k/trunk/or1ksim/
128 Added code to check debug unit after an exception chris 8426d 16h /or1k/trunk/or1ksim/
127 Added GDB debugging protocol. chris 8426d 16h /or1k/trunk/or1ksim/
123 Bugs fixed:
- l.rfe temporarly disables exceptions
- l.sys does PC -= 4
- breakpoints now supported at peripheria locations
- uart0.rt/.tx nonexistent file segment fault

Other modifications:
- replaced string names to instruction indexes
- execute.c executes specified (in ISA table) function
- modified ISA table - flag needed for gdb
- added or32.c, which supports or32.h
- added new instructions l.mac, l.msb, l.maci, l.macrc
and their executing functions (opcodes to be revisited)
- added header acconfig.h
- modified configuration files
markom 8432d 14h /or1k/trunk/or1ksim/
110 bug fix. markom 8453d 16h /or1k/trunk/or1ksim/
103 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8457d 22h /or1k/trunk/or1ksim/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8457d 23h /or1k/trunk/or1ksim/
100 Updated tick facility. lampret 8472d 23h /or1k/trunk/or1ksim/
99 *** empty log message *** lampret 8472d 23h /or1k/trunk/or1ksim/
98 Return value register is now r9. lampret 8472d 23h /or1k/trunk/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.