OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] - Rev 689

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
643 Quick bug fix. ivang 8228d 02h /or1k/trunk/or1ksim/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8228d 02h /or1k/trunk/or1ksim/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8228d 02h /or1k/trunk/or1ksim/
640 Merge profiler and mprofiler with sim. ivang 8228d 03h /or1k/trunk/or1ksim/
639 MMU cache inhibit bit test added. simons 8230d 18h /or1k/trunk/or1ksim/
638 TLBTR CI bit is now working properly. simons 8230d 18h /or1k/trunk/or1ksim/
633 Bug fix in command line parser. ivang 8231d 23h /or1k/trunk/or1ksim/
632 profiler and mprofiler merged into sim. ivang 8232d 18h /or1k/trunk/or1ksim/
631 Real cache access is simulated now. simons 8233d 17h /or1k/trunk/or1ksim/
630 some bug fixes in store buffer analysis markom 8234d 02h /or1k/trunk/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.