OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] - Rev 1286

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1097 Cache invalidate bug fixed. simons 7895d 23h /or1k/trunk/or1ksim/cpu/
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7902d 19h /or1k/trunk/or1ksim/cpu/
1061 ELF sym loading improved markom 7949d 06h /or1k/trunk/or1ksim/cpu/
1049 Added "breaks" command that prints all set breakpoints. ivang 7976d 04h /or1k/trunk/or1ksim/cpu/
1034 Fixed encoding for l.div/l.divu. lampret 7981d 18h /or1k/trunk/or1ksim/cpu/
1025 PRINTF/printf mess fixed. simons 7985d 00h /or1k/trunk/or1ksim/cpu/
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7985d 09h /or1k/trunk/or1ksim/cpu/
997 PRINTF should be used instead of printf; command redirection repaired markom 7997d 12h /or1k/trunk/or1ksim/cpu/
992 A bug when cache enabled and bus error comes fixed. simons 7999d 03h /or1k/trunk/or1ksim/cpu/
970 Testbench is now running on ORP architecture platform. simons 8004d 23h /or1k/trunk/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.