OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] - Rev 1428

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7108d 21h /or1k/trunk/or1ksim/cpu/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7108d 21h /or1k/trunk/or1ksim/cpu/
1338 l.ff1 instruction added andreje 7124d 19h /or1k/trunk/or1ksim/cpu/
1324 memory access functions fixes phoenix 7206d 12h /or1k/trunk/or1ksim/cpu/
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7207d 18h /or1k/trunk/or1ksim/cpu/
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7210d 11h /or1k/trunk/or1ksim/cpu/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7212d 12h /or1k/trunk/or1ksim/cpu/
1316 added a warning phoenix 7230d 09h /or1k/trunk/or1ksim/cpu/
1314 in some cases (cbasic test from orp for example) this caused problems, disable for now phoenix 7230d 09h /or1k/trunk/or1ksim/cpu/
1309 removed includes phoenix 7297d 14h /or1k/trunk/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.