OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] - Rev 1512

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7045d 10h /or1k/trunk/or1ksim/cpu/
1438 NOP_REPORT should report numbers in hex not decimal nogj 7045d 10h /or1k/trunk/or1ksim/cpu/
1436 Rearange some code to make it clearer what it does nogj 7045d 10h /or1k/trunk/or1ksim/cpu/
1434 Fix the prototype of setsim_reg nogj 7045d 10h /or1k/trunk/or1ksim/cpu/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7045d 10h /or1k/trunk/or1ksim/cpu/
1430 Log SPR_SR in the execution log nogj 7045d 10h /or1k/trunk/or1ksim/cpu/
1428 Remove useless indirection: check_depend()->depend_operands() nogj 7045d 10h /or1k/trunk/or1ksim/cpu/
1404 Move the function of ic_clock() to mtspr() and remove it nogj 7045d 11h /or1k/trunk/or1ksim/cpu/
1402 Do what dc_clock() did in mtspr() and remove it nogj 7045d 11h /or1k/trunk/or1ksim/cpu/
1398 Correct incorrect calls to eval_direct8 nogj 7045d 11h /or1k/trunk/or1ksim/cpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.