OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or32/] - Rev 1681

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1661 Have arithetic operations use op_2t.h and op_3t.h to generate the combination of
operations that operate on the different temporaries		 nogj 6776d 22h /or1k/trunk/or1ksim/cpu/or32/
1660 Create an op_3t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on three tempraries to the op_3t_op.h file from op.c		 nogj 6776d 22h /or1k/trunk/or1ksim/cpu/or32/
1659 Forgot cvs add ... nogj 6776d 22h /or1k/trunk/or1ksim/cpu/or32/
1658 Create an op_2t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on two tempraries to the op_2t_op.h file from op.c		 nogj 6776d 22h /or1k/trunk/or1ksim/cpu/or32/
1657 Create an op_1t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on one temprary to the op_1t_op.h file from op.c		 nogj 6776d 22h /or1k/trunk/or1ksim/cpu/or32/
1656 Pass the instruction operands as part of the op_queue structure. nogj 6776d 22h /or1k/trunk/or1ksim/cpu/or32/
1653 Dump the name of the unknown relocation. nogj 6776d 22h /or1k/trunk/or1ksim/cpu/or32/
1651 Remove usesless (that give zero information) calls to debug(). nogj 6776d 22h /or1k/trunk/or1ksim/cpu/or32/
1605 Execute l.ff1 instruction nogj 6838d 23h /or1k/trunk/or1ksim/cpu/or32/
1597 Fix parsing the destination register nogj 6851d 01h /or1k/trunk/or1ksim/cpu/or32/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.