OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [tick/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7118d 14h /or1k/trunk/or1ksim/tick/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7235d 09h /or1k/trunk/or1ksim/tick/
1249 Downgrading back to automake-1.4 lampret 7488d 09h /or1k/trunk/or1ksim/tick/
1117 Ignore generated files for CVS purposes sfurman 7831d 09h /or1k/trunk/or1ksim/tick/
997 PRINTF should be used instead of printf; command redirection repaired markom 8019d 23h /or1k/trunk/or1ksim/tick/
970 Testbench is now running on ORP architecture platform. simons 8027d 10h /or1k/trunk/or1ksim/tick/
884 code cleaning - a lot of global variables moved to runtime struct markom 8063d 21h /or1k/trunk/or1ksim/tick/
876 Beta release of ATA simulation rherveille 8071d 09h /or1k/trunk/or1ksim/tick/
802 Cache and tick timer tests fixed. simons 8159d 23h /or1k/trunk/or1ksim/tick/
728 tick timer works with scheduler markom 8188d 21h /or1k/trunk/or1ksim/tick/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.