OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orp/] [orp_soc/] - Rev 980

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
946 Added SRAM_GENERIC lampret 7999d 05h /or1k/trunk/orp/orp_soc/
945 Changed logic when FLASH_GENERIC_REGISTERED lampret 7999d 05h /or1k/trunk/orp/orp_soc/
890 Ethernet RXD pins were not positioned correctly. mohor 8029d 11h /or1k/trunk/orp/orp_soc/
843 Sample flash contents. lampret 8099d 23h /or1k/trunk/orp/orp_soc/
797 Changed hardcoded address for fake MC to use a define. lampret 8134d 14h /or1k/trunk/orp/orp_soc/
796 Removed unused ports wb_clki and wb_rst_i lampret 8134d 14h /or1k/trunk/orp/orp_soc/
793 Added synthesis off/on for timescale.v included file. lampret 8134d 18h /or1k/trunk/orp/orp_soc/
792 Fixed port names that changed. lampret 8134d 18h /or1k/trunk/orp/orp_soc/
789 Added response from memory controller (addr 0x60000000) lampret 8134d 19h /or1k/trunk/orp/orp_soc/
787 Added romfs.tgz lampret 8135d 14h /or1k/trunk/orp/orp_soc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.