OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [LINUX_2_4_26_OR32/] - Rev 1242

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1194 correct all the syntax errors dries 7607d 04h /or1k_old/tags/LINUX_2_4_26_OR32/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'
dries 7607d 04h /or1k_old/tags/LINUX_2_4_26_OR32/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7607d 06h /or1k_old/tags/LINUX_2_4_26_OR32/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7607d 06h /or1k_old/tags/LINUX_2_4_26_OR32/
1188 Added support for rams with byte write access. simons 7623d 04h /or1k_old/tags/LINUX_2_4_26_OR32/
1186 Added support for rams with byte write access. simons 7624d 04h /or1k_old/tags/LINUX_2_4_26_OR32/
1184 Scan signals mess fixed. simons 7630d 20h /or1k_old/tags/LINUX_2_4_26_OR32/
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7635d 12h /or1k_old/tags/LINUX_2_4_26_OR32/
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7635d 14h /or1k_old/tags/LINUX_2_4_26_OR32/
1179 BIST interface added for Artisan memory instances. simons 7639d 00h /or1k_old/tags/LINUX_2_4_26_OR32/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.