OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] - Rev 96

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 Bug fixes, testcases added. mihad 7823d 09h /pci/tags/rel_WB_B3/
72 *** empty log message *** mihad 7870d 13h /pci/tags/rel_WB_B3/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7878d 05h /pci/tags/rel_WB_B3/
69 Changed BIST signal names etc.. mihad 7915d 12h /pci/tags/rel_WB_B3/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7918d 22h /pci/tags/rel_WB_B3/
67 Changed BIST signals for RAMs. tadejm 7919d 03h /pci/tags/rel_WB_B3/
66 Changed empty status generation in pciw_fifo_control.v mihad 7922d 13h /pci/tags/rel_WB_B3/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7925d 11h /pci/tags/rel_WB_B3/
64 The testcase I just added in previous revision repaired mihad 7925d 13h /pci/tags/rel_WB_B3/
63 Added additional testcase and changed rst name in BIST to trst mihad 7925d 15h /pci/tags/rel_WB_B3/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.