OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] [rtl/] - Rev 78

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
50 Got rid of undef directives mihad 7981d 07h /pci/tags/rel_WB_B3/rtl/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7981d 07h /pci/tags/rel_WB_B3/rtl/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7981d 07h /pci/tags/rel_WB_B3/rtl/
47 Known issues repaired mihad 7981d 13h /pci/tags/rel_WB_B3/rtl/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7986d 07h /pci/tags/rel_WB_B3/rtl/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7987d 13h /pci/tags/rel_WB_B3/rtl/
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8132d 17h /pci/tags/rel_WB_B3/rtl/
33 Added some testcases, removed un-needed fifo signals mihad 8148d 12h /pci/tags/rel_WB_B3/rtl/
32 Added include statement that was missing and causing errors mihad 8156d 09h /pci/tags/rel_WB_B3/rtl/
26 Modified testbench and fixed some bugs mihad 8162d 08h /pci/tags/rel_WB_B3/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.