OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [hdl/] - Rev 113

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
56 Updated from OpenSPARC T1 version 1.4 to version 1.5 fafa1971 6130d 08h /s1_core/trunk/hdl/
55 Nobody remembers why these blackboxed files were required! fafa1971 6130d 08h /s1_core/trunk/hdl/
54 Updated filelists fafa1971 6130d 08h /s1_core/trunk/hdl/
53 Removed from CVS tree because header file preprocessing is done elsewhere fafa1971 6130d 08h /s1_core/trunk/hdl/
52 Updated SPARC Core files from OpenSPARC T1 version 1.4 to version 1.5 fafa1971 6130d 08h /s1_core/trunk/hdl/
51 User Chris "gaterocket" corrected a couple of errors for FPGA boards: blocking assignments and two uninitialized variables. fafa1971 6216d 08h /s1_core/trunk/hdl/
48 Updated with new OpenSPARC 1.4 list fafa1971 6281d 07h /s1_core/trunk/hdl/
46 Fresh version from OpenSPARC 1.4 and Icarus define preprocessing fafa1971 6281d 07h /s1_core/trunk/hdl/
45 I'm going to remove original OpenSPARC 1.4 files so that I can insert again
the ones with Icarus Verilog preprocessor already applied by update_sparccore
(it seems that Xilinx's XST does NOT support defines at compile time)
fafa1971 6281d 07h /s1_core/trunk/hdl/
44 Embedded `defines into Verilog source since did not find command line option for XST fafa1971 6282d 05h /s1_core/trunk/hdl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.