OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] - Rev 136

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
116 Wishbone interface for sd core started rkastl 4925d 16h /sdhc-sc-core/
115 WbSlave: New header. rkastl 4925d 16h /sdhc-sc-core/
114 Read works with model too. rkastl 4925d 16h /sdhc-sc-core/
113 Read with single block works on cards, but not in simulation. SdData.sv
sends data with one "XXXX" cycle right before the crc.
rkastl 4925d 16h /sdhc-sc-core/
112 Save wide mode with out gHighSpeedMode = true rkastl 4925d 16h /sdhc-sc-core/
111 Sclk moved to neg. edge -> setup and hold times for fast mode are easier
to reach. (only micro sd does not work in fast mode).
rkastl 4925d 16h /sdhc-sc-core/
110 All except microsd work in highspeed mode. rkastl 4925d 16h /sdhc-sc-core/
109 Added a data ram. rkastl 4925d 16h /sdhc-sc-core/
108 Added a ram to the testbed rkastl 4925d 16h /sdhc-sc-core/
107 Forgot to add Counter in last commit. rkastl 4925d 16h /sdhc-sc-core/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.