OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 124

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 fixed search in preprocessor script
added initial orp_soc project
jt_eaton 4523d 12h /socgen/trunk/
103 added user guide
resynced to local repository
jt_eaton 4543d 12h /socgen/trunk/
102 all ip-xact files now readable by kactus2 jt_eaton 4605d 08h /socgen/trunk/
101 Added new designs for minsoc release candidate
convert tool set to parse proper ip-xact

THIS WILL BREAK ALL THE OLD DESIGNS UNTIL I FIX THEIR IP_XACT
jt_eaton 4606d 09h /socgen/trunk/
100 created workspace prroject=fpga_mrisc for single compile
general cleanup
jt_eaton 4618d 17h /socgen/trunk/
99 moved all projects into /projects/opencores.org
added build_register
added fizzim
jt_eaton 4661d 09h /socgen/trunk/
98 removed unneeded sim jt_eaton 4697d 13h /socgen/trunk/
97 changed sim run directory to icarus
added ise directory into syn
added _tb testbench file to all sims
jt_eaton 4697d 15h /socgen/trunk/
96 hierConnections now create ports jt_eaton 4771d 11h /socgen/trunk/
95 added first cut at busdefs
added clock reset enable pads and jtag_rpc
jt_eaton 4780d 09h /socgen/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.