OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_4_beta/] [rtl/] - Rev 129

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 reset machine state to MSTATE3 to allow proper instruction fetch
after reset
arniml 7415d 06h /t48/tags/rel_0_4_beta/rtl/
62 initial check-in arniml 7415d 06h /t48/tags/rel_0_4_beta/rtl/
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls
arniml 7418d 03h /t48/tags/rel_0_4_beta/rtl/
59 increment prescaler with MSTATE4 arniml 7418d 03h /t48/tags/rel_0_4_beta/rtl/
54 - add tb_istrobe_s arniml 7419d 04h /t48/tags/rel_0_4_beta/rtl/
53 make istrobe visible through testbench package arniml 7419d 04h /t48/tags/rel_0_4_beta/rtl/
45 remove unused signals arniml 7426d 03h /t48/tags/rel_0_4_beta/rtl/
44 default assignment for aux_carry_o arniml 7426d 04h /t48/tags/rel_0_4_beta/rtl/
43 fix sensitivity list arniml 7427d 04h /t48/tags/rel_0_4_beta/rtl/
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7427d 07h /t48/tags/rel_0_4_beta/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.