OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] - Rev 146

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
126 + specify hex file for external ROM on i8039 command line
+ support for no_dump_compare file in test cell		 arniml 7317d 15h /t48/tags/rel_0_6_1_beta/
125 exclude from dump compare arniml 7317d 15h /t48/tags/rel_0_6_1_beta/
124 fix wrong handling of MB after return from interrupt arniml 7318d 12h /t48/tags/rel_0_6_1_beta/
123 support hex file for external ROM arniml 7318d 12h /t48/tags/rel_0_6_1_beta/
122 test MB after return from interrupt arniml 7318d 12h /t48/tags/rel_0_6_1_beta/
121 update bug description for
Program Memory bank can be switched during interrupt		 arniml 7321d 05h /t48/tags/rel_0_6_1_beta/
120 Fix bug report:
"Program Memory bank can be switched during interrupt"
int module emits int_in_progress signal that is used inside the decoder
to hold mb low for JMP and CALL during interrupts		 arniml 7321d 05h /t48/tags/rel_0_6_1_beta/
119 add int_in_progress_o to entity of int module arniml 7321d 05h /t48/tags/rel_0_6_1_beta/
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"		 arniml 7321d 05h /t48/tags/rel_0_6_1_beta/
117 add bug
Program Memory bank can be switched during interrupt		 arniml 7322d 06h /t48/tags/rel_0_6_1_beta/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.