OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [rtl/] - Rev 107

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 make istrobe visible through testbench package arniml 7391d 21h /t48/tags/rel_0_6_1_beta/rtl/
45 remove unused signals arniml 7398d 20h /t48/tags/rel_0_6_1_beta/rtl/
44 default assignment for aux_carry_o arniml 7398d 21h /t48/tags/rel_0_6_1_beta/rtl/
43 fix sensitivity list arniml 7399d 22h /t48/tags/rel_0_6_1_beta/rtl/
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7400d 00h /t48/tags/rel_0_6_1_beta/rtl/
38 add measures to implement XCHD arniml 7402d 04h /t48/tags/rel_0_6_1_beta/rtl/
37 add dump_compare support arniml 7402d 04h /t48/tags/rel_0_6_1_beta/rtl/
32 rename pX_limp to pX_low_imp arniml 7407d 22h /t48/tags/rel_0_6_1_beta/rtl/
29 take auxiliary carry from direct ALU connection arniml 7408d 20h /t48/tags/rel_0_6_1_beta/rtl/
28 update wiring for DA support arniml 7408d 20h /t48/tags/rel_0_6_1_beta/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.