OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [sw/] - Rev 185

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
95 check counter inactivity arniml 7377d 07h /t48/tags/rel_0_6_1_beta/sw/
94 initial check-in arniml 7377d 07h /t48/tags/rel_0_6_1_beta/sw/
90 intial check-in arniml 7377d 08h /t48/tags/rel_0_6_1_beta/sw/
89 initial check-in arniml 7391d 04h /t48/tags/rel_0_6_1_beta/sw/
88 allow memory bank switching during interrupts arniml 7392d 06h /t48/tags/rel_0_6_1_beta/sw/
87 abort gracfullt if memory bank switching does not work arniml 7392d 06h /t48/tags/rel_0_6_1_beta/sw/
85 initial check-in arniml 7392d 12h /t48/tags/rel_0_6_1_beta/sw/
74 enhance pass/fail detection arniml 7399d 12h /t48/tags/rel_0_6_1_beta/sw/
70 clean test cell before make arniml 7405d 05h /t48/tags/rel_0_6_1_beta/sw/
69 fix name of istrobe arniml 7405d 05h /t48/tags/rel_0_6_1_beta/sw/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.