OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6__beta/] - Rev 293

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
175 add bug report
"MSB of Program Counter changed upon PC increment"
arniml 6944d 17h /t48/tags/rel_0_6__beta/
174 fix bug report
"MSB of Program Counter changed upon PC increment"
arniml 6944d 17h /t48/tags/rel_0_6__beta/
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"
arniml 6944d 17h /t48/tags/rel_0_6__beta/
172 save data from wishbone bus in register bank with wb_ack
necessary to hold data from peripheral/memory until it is read by T48
arniml 6973d 13h /t48/tags/rel_0_6__beta/
171 remove obsolete output stack_high_o arniml 6974d 14h /t48/tags/rel_0_6__beta/
170 intermediate update arniml 6975d 20h /t48/tags/rel_0_6__beta/
169 initial check-in arniml 6976d 01h /t48/tags/rel_0_6__beta/
168 change address range of wb_master arniml 6976d 01h /t48/tags/rel_0_6__beta/
167 simplify address range:
- configuration range
- Wishbone range
arniml 6976d 01h /t48/tags/rel_0_6__beta/
166 assign default for state_s arniml 6977d 17h /t48/tags/rel_0_6__beta/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.