OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6__beta/] - Rev 309

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
175 add bug report
"MSB of Program Counter changed upon PC increment"
arniml 7000d 11h /t48/tags/rel_0_6__beta/
174 fix bug report
"MSB of Program Counter changed upon PC increment"
arniml 7000d 11h /t48/tags/rel_0_6__beta/
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"
arniml 7000d 11h /t48/tags/rel_0_6__beta/
172 save data from wishbone bus in register bank with wb_ack
necessary to hold data from peripheral/memory until it is read by T48
arniml 7029d 08h /t48/tags/rel_0_6__beta/
171 remove obsolete output stack_high_o arniml 7030d 08h /t48/tags/rel_0_6__beta/
170 intermediate update arniml 7031d 14h /t48/tags/rel_0_6__beta/
169 initial check-in arniml 7031d 20h /t48/tags/rel_0_6__beta/
168 change address range of wb_master arniml 7031d 20h /t48/tags/rel_0_6__beta/
167 simplify address range:
- configuration range
- Wishbone range
arniml 7031d 20h /t48/tags/rel_0_6__beta/
166 assign default for state_s arniml 7033d 11h /t48/tags/rel_0_6__beta/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.