OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_beta/] - Rev 313

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
175 add bug report
"MSB of Program Counter changed upon PC increment"
arniml 7008d 12h /t48/tags/rel_0_6_beta/
174 fix bug report
"MSB of Program Counter changed upon PC increment"
arniml 7008d 12h /t48/tags/rel_0_6_beta/
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"
arniml 7008d 12h /t48/tags/rel_0_6_beta/
172 save data from wishbone bus in register bank with wb_ack
necessary to hold data from peripheral/memory until it is read by T48
arniml 7037d 09h /t48/tags/rel_0_6_beta/
171 remove obsolete output stack_high_o arniml 7038d 09h /t48/tags/rel_0_6_beta/
170 intermediate update arniml 7039d 15h /t48/tags/rel_0_6_beta/
169 initial check-in arniml 7039d 20h /t48/tags/rel_0_6_beta/
168 change address range of wb_master arniml 7039d 21h /t48/tags/rel_0_6_beta/
167 simplify address range:
- configuration range
- Wishbone range
arniml 7039d 21h /t48/tags/rel_0_6_beta/
166 assign default for state_s arniml 7041d 12h /t48/tags/rel_0_6_beta/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.