OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_beta/] [rtl/] - Rev 86

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 rename pX_limp to pX_low_imp arniml 7397d 22h /t48/tags/rel_0_6_beta/rtl/
29 take auxiliary carry from direct ALU connection arniml 7398d 20h /t48/tags/rel_0_6_beta/rtl/
28 update wiring for DA support arniml 7398d 20h /t48/tags/rel_0_6_beta/rtl/
27 implemented mnemonic DA arniml 7398d 21h /t48/tags/rel_0_6_beta/rtl/
26 support for DA instruction arniml 7398d 21h /t48/tags/rel_0_6_beta/rtl/
24 connect control signal for Port 2 expander arniml 7399d 05h /t48/tags/rel_0_6_beta/rtl/
23 rework Port 2 expander handling arniml 7399d 05h /t48/tags/rel_0_6_beta/rtl/
22 merge MN_ANLD, MN_MOVD_PP_A and MN_ORLD_PP_A to OUTLD_PP_A arniml 7399d 05h /t48/tags/rel_0_6_beta/rtl/
21 implement mnemonics:
+ MOVD_A_PP
+ OUTD_PP_A -> ANLD PP, A; MOVD PP, A; ORLD PP, A
arniml 7399d 05h /t48/tags/rel_0_6_beta/rtl/
20 move code for PROG out of if-branch for xtal3_s arniml 7399d 05h /t48/tags/rel_0_6_beta/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.