OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] - Rev 125

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
105 initial check-in
describe bugs of release 0.1 BETA		 arniml 7391d 00h /t48/tags/rel_1_0/
104 add white_box directory to test suite arniml 7391d 22h /t48/tags/rel_1_0/
103 add testbench peripherals for P1 and P2
this became necessary to observe a difference between externally applied
port data and internally applied port data		 arniml 7391d 22h /t48/tags/rel_1_0/
102 update for changes in address space of external memory arniml 7391d 22h /t48/tags/rel_1_0/
101 assert p2_read_p2_o when expander port is read arniml 7391d 22h /t48/tags/rel_1_0/
100 reorder data_o generation arniml 7391d 22h /t48/tags/rel_1_0/
99 initial check-in arniml 7391d 22h /t48/tags/rel_1_0/
98 Fix bug "ANL and ORL to P1/P2 read port status instead of port output register" arniml 7391d 23h /t48/tags/rel_1_0/
97 initial check-in arniml 7391d 23h /t48/tags/rel_1_0/
96 select dedicated directorie(s) for regression arniml 7392d 20h /t48/tags/rel_1_0/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.