OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] - Rev 162

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
142 deassert rd_q, wr_q and prog_q at end of XTAL3 arniml 7230d 08h /t48/tags/rel_1_0/
141 disable external memory to avoid conflicts with outl a, bus arniml 7230d 08h /t48/tags/rel_1_0/
140 remove tAW sanity check
conflicts with OUTL A, BUS		 arniml 7230d 08h /t48/tags/rel_1_0/
139 add bug
P1 constantly in push-pull mode in t8048		 arniml 7231d 18h /t48/tags/rel_1_0/
138 Fix for:
P1 constantly in push-pull mode in t8048		 arniml 7231d 18h /t48/tags/rel_1_0/
137 add link to COMPILE_LIST arniml 7269d 07h /t48/tags/rel_1_0/
136 initial check-in arniml 7269d 07h /t48/tags/rel_1_0/
135 add bug
PSENn Timing		 arniml 7273d 17h /t48/tags/rel_1_0/
134 Fix bug report:
"PSENn Timing"
PSEN is now only asserted for the second cycle if explicitely
requested by assert_psen_s.
The previous implementation asserted PSEN together with RD or WR.		 arniml 7274d 03h /t48/tags/rel_1_0/
133 add checks for PSEN arniml 7274d 03h /t48/tags/rel_1_0/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.