OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] - Rev 96

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
76 initial check-in arniml 7415d 07h /t48/tags/rel_1_0/
75 remove obsolete design unit arniml 7415d 07h /t48/tags/rel_1_0/
74 enhance pass/fail detection arniml 7415d 16h /t48/tags/rel_1_0/
73 removed dummy_s - workaround not longer needed for GHDL 0.11.1 arniml 7415d 16h /t48/tags/rel_1_0/
72 removed superfluous signal from sensitivity list arniml 7415d 16h /t48/tags/rel_1_0/
71 add T8039 and its testbench arniml 7421d 08h /t48/tags/rel_1_0/
70 clean test cell before make arniml 7421d 08h /t48/tags/rel_1_0/
69 fix name of istrobe arniml 7421d 08h /t48/tags/rel_1_0/
68 connect T0 and T1 to P1 arniml 7421d 08h /t48/tags/rel_1_0/
67 initial check-in arniml 7421d 08h /t48/tags/rel_1_0/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.