OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] - Rev 144

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
124 fix wrong handling of MB after return from interrupt arniml 7316d 02h /t48/tags/rel_1_1/
123 support hex file for external ROM arniml 7316d 02h /t48/tags/rel_1_1/
122 test MB after return from interrupt arniml 7316d 03h /t48/tags/rel_1_1/
121 update bug description for
Program Memory bank can be switched during interrupt		 arniml 7318d 20h /t48/tags/rel_1_1/
120 Fix bug report:
"Program Memory bank can be switched during interrupt"
int module emits int_in_progress signal that is used inside the decoder
to hold mb low for JMP and CALL during interrupts		 arniml 7318d 20h /t48/tags/rel_1_1/
119 add int_in_progress_o to entity of int module arniml 7318d 20h /t48/tags/rel_1_1/
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"		 arniml 7318d 20h /t48/tags/rel_1_1/
117 add bug
Program Memory bank can be switched during interrupt		 arniml 7319d 20h /t48/tags/rel_1_1/
116 adapt to GHDL 0.12 / gcc 3.4.0 arniml 7347d 20h /t48/tags/rel_1_1/
115 extend description arniml 7349d 01h /t48/tags/rel_1_1/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.