OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] - Rev 195

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
175 add bug report
"MSB of Program Counter changed upon PC increment"		 arniml 6975d 05h /t48/tags/rel_1_1/
174 fix bug report
"MSB of Program Counter changed upon PC increment"		 arniml 6975d 05h /t48/tags/rel_1_1/
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"		 arniml 6975d 05h /t48/tags/rel_1_1/
172 save data from wishbone bus in register bank with wb_ack
necessary to hold data from peripheral/memory until it is read by T48		 arniml 7004d 01h /t48/tags/rel_1_1/
171 remove obsolete output stack_high_o arniml 7005d 02h /t48/tags/rel_1_1/
170 intermediate update arniml 7006d 08h /t48/tags/rel_1_1/
169 initial check-in arniml 7006d 13h /t48/tags/rel_1_1/
168 change address range of wb_master arniml 7006d 13h /t48/tags/rel_1_1/
167 simplify address range:
- configuration range
- Wishbone range		 arniml 7006d 13h /t48/tags/rel_1_1/
166 assign default for state_s arniml 7008d 05h /t48/tags/rel_1_1/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.