OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] - Rev 203

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
183 fix missing assignment to outclock arniml 6913d 00h /t48/tags/rel_1_1/
182 intermediate version arniml 6992d 23h /t48/tags/rel_1_1/
181 fix typo arniml 6993d 02h /t48/tags/rel_1_1/
180 introduce prefix 't48_' for wb_master entity and configuration arniml 7001d 07h /t48/tags/rel_1_1/
179 introduce prefix 't48_' for all packages, entities and configurations arniml 7001d 07h /t48/tags/rel_1_1/
178 Move latching of BUS to MSTATE2
-> sample BUS at the end of RD'		 arniml 7002d 19h /t48/tags/rel_1_1/
177 Implement db_dir_o glitch-safe arniml 7002d 19h /t48/tags/rel_1_1/
176 Use en_clk_i instead of xtal3_s for generation of external signals.
This is required when the core runs with full xtal clock instead
of xtal/3 (xtal_div_3_g = 0).		 arniml 7002d 19h /t48/tags/rel_1_1/
175 add bug report
"MSB of Program Counter changed upon PC increment"		 arniml 7003d 22h /t48/tags/rel_1_1/
174 fix bug report
"MSB of Program Counter changed upon PC increment"		 arniml 7003d 22h /t48/tags/rel_1_1/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.