OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_2/] [rtl/] - Rev 317

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
222 add note about clock enable for data memory RAM macro arniml 6622d 23h /t48/tags/rel_1_2/rtl/
221 new input xtal_en_i arniml 6623d 00h /t48/tags/rel_1_2/rtl/
220 new input xtal_en_i arniml 6623d 00h /t48/tags/rel_1_2/rtl/
219 new input xtal_en_i gates xtal_i base clock arniml 6623d 00h /t48/tags/rel_1_2/rtl/
216 assign clk_i to outclock arniml 6840d 03h /t48/tags/rel_1_2/rtl/
215 suppress p2_output_pch_o when MOVX operation is accessing the
external memory
arniml 6840d 03h /t48/tags/rel_1_2/rtl/
214 fix sensitivity list arniml 6847d 05h /t48/tags/rel_1_2/rtl/
213 properly drive P1 and P2 with low impedance markers arniml 6852d 01h /t48/tags/rel_1_2/rtl/
211 wire signals for P2 low impedance marker issue arniml 6853d 03h /t48/tags/rel_1_2/rtl/
210 entity changes for P2 low impedance marker issue arniml 6853d 03h /t48/tags/rel_1_2/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.