OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_2/] [sw/] [verif/] - Rev 329

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
131 update arniml 7241d 06h /t48/tags/rel_1_2/sw/verif/
130 initial check-in arniml 7241d 06h /t48/tags/rel_1_2/sw/verif/
125 exclude from dump compare arniml 7310d 19h /t48/tags/rel_1_2/sw/verif/
122 test MB after return from interrupt arniml 7311d 16h /t48/tags/rel_1_2/sw/verif/
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"		 arniml 7314d 10h /t48/tags/rel_1_2/sw/verif/
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7354d 19h /t48/tags/rel_1_2/sw/verif/
102 update for changes in address space of external memory arniml 7358d 16h /t48/tags/rel_1_2/sw/verif/
99 initial check-in arniml 7358d 16h /t48/tags/rel_1_2/sw/verif/
97 initial check-in arniml 7358d 17h /t48/tags/rel_1_2/sw/verif/
95 check counter inactivity arniml 7359d 14h /t48/tags/rel_1_2/sw/verif/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.