OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4/] - Rev 137

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
117 add bug
Program Memory bank can be switched during interrupt		 arniml 7381d 23h /t48/tags/rel_1_4/
116 adapt to GHDL 0.12 / gcc 3.4.0 arniml 7409d 23h /t48/tags/rel_1_4/
115 extend description arniml 7411d 03h /t48/tags/rel_1_4/
114 initial check-in arniml 7414d 23h /t48/tags/rel_1_4/
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7421d 08h /t48/tags/rel_1_4/
112 update tb_behav_c0 for new ROM layout arniml 7421d 08h /t48/tags/rel_1_4/
111 split 4k internal ROM into
+ 2k internal ROM
+ 2k external ROM
EA of t48_core is driven by MSB of internal ROM address
if upper 2k block is selected, the system switches to EA mode on the fly		 arniml 7421d 08h /t48/tags/rel_1_4/
110 exchange syn_rom for lpm_rom arniml 7421d 08h /t48/tags/rel_1_4/
109 add new bug for release 0.1 BETA arniml 7421d 21h /t48/tags/rel_1_4/
108 Fix for:
External Program Memory ignored when EA = 0		 arniml 7421d 21h /t48/tags/rel_1_4/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.