OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4/] - Rev 316

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
287 add notes on FPGA implementation arniml 5945d 21h /t48/tags/rel_1_4/
286 hierarchy update, RAM and ROM clarification arniml 5945d 21h /t48/tags/rel_1_4/
285 generate D for synchronous implementation in clocked process arniml 5946d 22h /t48/tags/rel_1_4/
284 better support for ISE/XST:
opc_table and opc_decoder merged into decoder_pack and decoder		 arniml 5946d 22h /t48/tags/rel_1_4/
283 update to new mnemonic decoder arniml 5946d 22h /t48/tags/rel_1_4/
282 decouple bidir port T0 from P1
fixes testcase black_box/tx/t0		 arniml 5947d 21h /t48/tags/rel_1_4/
281 clarify testcase compilation arniml 5947d 21h /t48/tags/rel_1_4/
280 added syn directory structure arniml 5948d 21h /t48/tags/rel_1_4/
279 update arniml 5963d 20h /t48/tags/rel_1_4/
278 initial check-in arniml 5963d 22h /t48/tags/rel_1_4/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.