OpenCores
URL https://opencores.org/ocsvn/tinycpu/tinycpu/trunk

Subversion Repositories tinycpu

[/] [tinycpu/] - Rev 29

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
9 Trying to add a byte-enable to the RAM. Used Xilinx's template for it, but ghdl won't pass the testbench earlz 4435d 03h /tinycpu/
8 Added blockram for inferring actual block RAM.
Now we need a memory controller, not a crappy memory emulation thing
earlz 4436d 03h /tinycpu/
7 Changed memory to fix bound check error
Decreased size of RAM since 4096 bytes of RAM would require an FPGA with more than 32K flip-flops (mine has ~4000)
earlz 4436d 04h /tinycpu/
6 Reworked memory code to hopefully synthesize better earlz 4436d 08h /tinycpu/
5 Modified registerfile to be dual-port for both read and write earlz 4436d 19h /tinycpu/
4 Added internal memory interface
Updated design
earlz 4437d 03h /tinycpu/
3 Updated registerfile to have 2 read ports
Added super rough design document mainly just for brainstorming
earlz 4437d 19h /tinycpu/
2 Initial commit earlz 4437d 21h /tinycpu/
1 The project and the structure was created root 4437d 23h /tinycpu/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.