OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [trunk/] [rtl/] - Rev 56

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
35 Fixes to break and timeout conditions gorban 8277d 06h /uart16550/trunk/rtl/
34 fixed parity sending and tx_fifo resets over- and underrun gorban 8279d 04h /uart16550/trunk/rtl/
33 Small synopsis fixes gorban 8288d 11h /uart16550/trunk/rtl/
32 Changes data_out to be synchronous again as it should have been. gorban 8289d 05h /uart16550/trunk/rtl/
31 small fix gorban 8290d 01h /uart16550/trunk/rtl/
30 Modified port names again gorban 8344d 06h /uart16550/trunk/rtl/
29 Things connected to parity changed.
Clock devider changed.		 mohor 8345d 00h /uart16550/trunk/rtl/
28 FIFO was not cleared after the data was read bug fixed. mohor 8345d 13h /uart16550/trunk/rtl/
27 Stop bit bug fixed.
Parity bug fixed.
WISHBONE read cycle bug fixed,
OE indicator (Overrun Error) bug fixed.
PE indicator (Parity Error) bug fixed.
Register read bug fixed.		 mohor 8346d 05h /uart16550/trunk/rtl/
26 Stop bit bug fixed.
Parity bug fixed.
WISHBONE read cycle bug fixed,
OE indicator (Overrun Error) bug fixed.
PE indicator (Parity Error) bug fixed.
Register read bug fixed.		 mohor 8346d 05h /uart16550/trunk/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.