OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] - Rev 86

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
66 unneback 5170d 12h /versatile_mem_ctrl/trunk/
65 added unneback 5170d 12h /versatile_mem_ctrl/trunk/
64 Changed sdr 16 FSM to use defines instead of parameters which were somehow screwing up synplify, reinstated used of sdr_16_defines.v file julius 5171d 11h /versatile_mem_ctrl/trunk/
63 Fixed a couple of sdr_16 bugs to do with tracking of opened banks julius 5171d 19h /versatile_mem_ctrl/trunk/
62 Added note to sdr_16_defines.v asking if it's still used julius 5171d 21h /versatile_mem_ctrl/trunk/
61 Fixed blocking/nonblocking assign issue in sdr_16 fsm julius 5175d 19h /versatile_mem_ctrl/trunk/
60 Added synthesis directives ensuring registering of right signals in IOBs for sdr16 controller. Removed comment stripping from vppreproc command for sdr_16 creation. julius 5175d 19h /versatile_mem_ctrl/trunk/
59 counter changed to shift register unneback 5175d 21h /versatile_mem_ctrl/trunk/
58 sdr_16 fixes for timing - extra egress register stage, appropriate changes in sdr_16 fsm julius 5176d 22h /versatile_mem_ctrl/trunk/
57 added support for early termination of burst access unneback 5178d 00h /versatile_mem_ctrl/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.