OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] - Rev 100

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 mikaeljf 5177d 08h /versatile_mem_ctrl/trunk/rtl/
68 cleaqnup unneback 5178d 20h /versatile_mem_ctrl/trunk/rtl/
67 added FSM for wb if unneback 5178d 20h /versatile_mem_ctrl/trunk/rtl/
66 unneback 5178d 23h /versatile_mem_ctrl/trunk/rtl/
65 added unneback 5178d 23h /versatile_mem_ctrl/trunk/rtl/
64 Changed sdr 16 FSM to use defines instead of parameters which were somehow screwing up synplify, reinstated used of sdr_16_defines.v file julius 5179d 23h /versatile_mem_ctrl/trunk/rtl/
63 Fixed a couple of sdr_16 bugs to do with tracking of opened banks julius 5180d 06h /versatile_mem_ctrl/trunk/rtl/
62 Added note to sdr_16_defines.v asking if it's still used julius 5180d 08h /versatile_mem_ctrl/trunk/rtl/
61 Fixed blocking/nonblocking assign issue in sdr_16 fsm julius 5184d 06h /versatile_mem_ctrl/trunk/rtl/
60 Added synthesis directives ensuring registering of right signals in IOBs for sdr16 controller. Removed comment stripping from vppreproc command for sdr_16 creation. julius 5184d 06h /versatile_mem_ctrl/trunk/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.