OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] - Rev 112

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
78 Burst writing working again, although its mostly hardcoded to burst 4. Also added a fix for when the RAM and bus clocks are about the same speed, to avoid buffer overrun julius 5147d 17h /versatile_mem_ctrl/trunk/rtl/
77 SDR 16 registering of current_fifo_empty signal in top, appropriate control alterations in fsm_sdr_16 julius 5155d 15h /versatile_mem_ctrl/trunk/rtl/
76 Changed SDR16 synthesis useioff location, fsm_wb acking logic, default SDR build is for 16m part now julius 5160d 16h /versatile_mem_ctrl/trunk/rtl/
75 mikaeljf 5160d 18h /versatile_mem_ctrl/trunk/rtl/
74 Minor update of rtl Makefile. mikaeljf 5164d 17h /versatile_mem_ctrl/trunk/rtl/
73 Minor updates to fix lost revisions 69 and 70. mikaeljf 5164d 18h /versatile_mem_ctrl/trunk/rtl/
72 Restored lost revisions 69 and 70. mikaeljf 5164d 18h /versatile_mem_ctrl/trunk/rtl/
71 Replacing versatile_mem_ctrl_top with revisino 68 version but with top level ack fix. May lose some of revision 69 and 70 changes julius 5164d 19h /versatile_mem_ctrl/trunk/rtl/
70 mikaeljf 5168d 01h /versatile_mem_ctrl/trunk/rtl/
69 mikaeljf 5168d 22h /versatile_mem_ctrl/trunk/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.