OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] - Rev 85

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 Parameterize delays based on number of RAM wait states. rehayes 5221d 17h /xgate/
64 Fixed more bugs related to wait states and debug mode. rehayes 5221d 17h /xgate/
63 Remove historical output ports that are no longer used. rehayes 5231d 16h /xgate/
62 Cleanup implicit wire declarations. rehayes 5231d 16h /xgate/
61 Update to RISC block to fix DEBUG mode, testbench update rehayes 5238d 16h /xgate/
60 Add ability at insert wait states on RAM access rehayes 5238d 16h /xgate/
59 Fix bug in entering DEBUG mode from WB bus command rehayes 5238d 16h /xgate/
58 WISHBONE Bus update. rehayes 5290d 16h /xgate/
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5290d 19h /xgate/
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5306d 20h /xgate/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.