OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] - Rev 77

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5259d 01h /xgate/trunk/
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5275d 01h /xgate/trunk/
55 Minor change to instruction set details. rehayes 5275d 01h /xgate/trunk/
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5275d 02h /xgate/trunk/
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5275d 02h /xgate/trunk/
52 Minor changes to aide waveform debug rehayes 5275d 02h /xgate/trunk/
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5290d 22h /xgate/trunk/
50 incremental update to match status bit changes rehayes 5290d 22h /xgate/trunk/
49 First pass with instruction set details rehayes 5290d 22h /xgate/trunk/
48 Update for SBC ana ADC condition code changes rehayes 5290d 22h /xgate/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.