OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 158

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
138 Change buffering to save one clock per instruction. simont 7801d 03h /
137 change to fit xrom. simont 7801d 09h /
136 registering outputs. simont 7801d 09h /
135 prepared start of receiving if ren is not active. simont 7807d 08h /
134 fix bug in case execution of two data dependent instructions. simont 7807d 08h /
133 fix bug in substraction. simont 7807d 11h /
132 change branch instruction execution (reduse needed clock periods). simont 7811d 02h /
131 prepare programs for new timing. simont 7811d 02h /
130 prepared programs for new timing. simont 7811d 02h /
129 updated... simont 7811d 02h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.