OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 83

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Three more chains added for cpu debug access. simons 7658d 12h /
62 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7686d 11h /
61 Lapsus fixed. simons 7686d 11h /
60 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7686d 12h /
59 Reset value for riscsel register set to 1. simons 7686d 12h /
58 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7686d 13h /
57 Multiple cpu support added. simons 7686d 13h /
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.
mohor 7953d 09h /
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.
mohor 7953d 10h /
54 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7953d 11h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.