OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] - Rev 98

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3768d 05h /
77 hardware: ucf file re-formatted hellwig 3769d 09h /
76 AUTHORS update hellwig 3770d 00h /
75 hardware: cpu now equal to port-15 hellwig 3770d 00h /
74 when simulating the system include a console hellwig 3770d 05h /
73 use xess monitor when simulating the system hellwig 3770d 06h /
72 simulator: IRQ 0-3 explanation changed hellwig 3770d 08h /
71 simulator: IRQ 15 explanation added hellwig 3770d 09h /
70 hardware: two timers hellwig 3771d 01h /
69 hardware: timer counts clock cycles, counter is readable hellwig 3771d 04h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.