OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 67

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8150d 08h /
46 HASH0 and HASH1 registers added. mohor 8150d 08h /
45 Ethernet Datasheet added. mohor 8150d 14h /
44 Ethernet Datasheet added to cvs. mohor 8150d 14h /
43 Tx status is written back to the BD. mohor 8151d 16h /
42 Rx status is written back to the BD. mohor 8154d 09h /
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8156d 11h /
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.
mohor 8157d 09h /
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.
mohor 8161d 13h /
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8170d 15h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.