OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] - Rev 197

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
177 Fixed comments in RTC module jshamlet 2896d 18h /
176 Fixed documentation errors,
Modified uSec_Tick such that it is always generated regardless of the interval.
jshamlet 2901d 15h /
175 Added 4 and 8-bit LCD interfaces with backlight and contrast DACs jshamlet 2901d 20h /
174 Added ROM/RAM wrappers jshamlet 3096d 15h /
173 Added a couple of useful interfaces for detecting button presses and clock changes. jshamlet 3096d 15h /
172 General code cleanup jshamlet 3096d 15h /
171 Fixed comments for offsets 0x0 - 0x3 to indicate the read value jshamlet 3096d 15h /
170 Added 24-bit resolution epoch timer / alarm clock jshamlet 3096d 15h /
169 Corrected issue with CMP and SBC generating an inverted carry flag and added new constants to the package file to simplify interfacing new modules. jshamlet 3151d 16h /
168 Simplified write data path logic,
Converted RTC to packed BCD,
Corrected several bugs in real time clock component,
jshamlet 3930d 12h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.